

FIG.1




FIG.2




FIG.3

FIG. 4 is a block diagram of a coding apparatus 1. The coding apparatus 1 includes a coding apparatus 1, a memoryless channel 2, and a decoding apparatus 3. Digital information is input to the coding apparatus 1, which outputs a signal to the memoryless channel 2. The memoryless channel 2 outputs a signal to the decoding apparatus 3, which produces the output.




FIG.4




FIG.5




FIG.6




FIG.7




FIG. 8




FIG. 9




FIG. 10




FIG.11




FIG.12




FIG.13




FIG.14




FIG.15